

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 10/032,109 12/20/2001 Erik E. Erlandson 7028 10016854-1 **EXAMINER** 7590 06/17/2005 HEWLETT-PACKARD COMPANY SONG, JASMINE Intellectual Property Administration ART UNIT PAPER NUMBER

P.O. Box 272400 Fort Collins, CO 80527-2400

2188

DATE MAILED: 06/17/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	610		
	Application No.	Applicant(s)	
	10/032,109	ERLANDSON ET AL.	
Office Action Summary	Examiner	Art Unit	
	Jasmine Song	2188	
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet	with the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perio - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	1. 1.136(a). In no event, however, may ply within the statutory minimum of rd will apply and will expire SIX (6) No ute, cause the application to become	a reply be timely filed thirty (30) days will be considered timely. ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 18	January 2005.		
2a) This action is FINAL . 2b) ⊠ Th	nis action is non-final.		
3) Since this application is in condition for allow	•	•	
closed in accordance with the practice under	Ex parte Quayle, 1935 C	.D. 11, 453 O.G. 213.	
Disposition of Claims			
4)⊠ Claim(s) <u>1-40</u> is/are pending in the applicatio	on.		
4a) Of the above claim(s) is/are withdr			
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-40</u> is/are rejected.			
7) Claim(s) is/are objected to.	•		
8) Claim(s) are subject to restriction and	or election requirement.		
Application Papers			
9)☐ The specification is objected to by the Examir	ner.		
10) The drawing(s) filed on is/are: a) □ ac	ccepted or b) objected	o by the Examiner.	
Applicant may not request that any objection to th	e drawing(s) be held in abey	rance. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the corre	ection is required if the drawi	ng(s) is objected to. See 37 CFR 1.121(d).	
11) The oath or declaration is objected to by the E	Examiner. Note the attach	ed Office Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12)☐ Acknowledgment is made of a claim for foreig a)☐ All b)☐ Some * c)☐ None of:	gn priority under 35 U.S.C	. § 119(a)-(d) or (f).	
1. Certified copies of the priority documer			
2. Certified copies of the priority documer			
3. Copies of the certified copies of the pri		en received in this National Stage	
application from the International Bure			
* See the attached detailed Office action for a lis	st of the certified copies n	ot received.	
. Attachment/c\			
Attachment(s) 1) Notice of References Cited (PTO-892)	A) [] takan da	v Summon (DTO 442)	
2) Notice of Praftsperson's Patent Drawing Review (PTO-948)		v Summary (PTO-413) o(s)/Mail Date	
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date		f Informal Patent Application (PTO-152)	
J.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Office A	Action Summary	Part of Paper No./Mail Date 20050614	-/

Art Unit: 2188

Detailed Action

Specification

1. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Affidavits, Declaration (37 CFR 1.131)

- 2. The Declaration filed on 01/18/2005 under 37 CFR 1.131 has been considered but is ineffective to overcome the Fukuyama reference (US application Publication No. 2002/0110037).
- 3. The evidence submitted is insufficient to establish a conception of the invention prior to the effective date of the Fukuyama reference. While conception is the mental part of the inventive act, it must be capable of proof, such as by demonstrative evidence or by a complete disclosure to another. Conception is more than a vague idea of how to solve a problem. The requisite means themselves and their interaction must also be comprehended. See *Mergenthaler v. Scudder*, 1897 C.D. 724, 81 O.G. 1417 (D.C. Cir. 1897). In the declaration filed on 01/18/2005, the applicant points out that a control circuit (24 in Fig.4 (Exhibit D)) is inherent in exhibit C, however, the control circuit claimed in all independent claims (claims 1,11,18,20,23,27,34,38,39 and 40) are not

inherent because the control circuit coupled to the comparator and operable to terminate the data-transfer cycle based on the relationship between the external address and the value in claim 1 (see the rest of independent claims), the control circuit having this function is not inherent in the art, the Exhibit A and C are not expressly or inherently show a control circuit, therefore, there is no evidence submitted to establish a conception of the invention prior to the effective date of the Fukuyama reference.

4. The evidence submitted is insufficient to establish diligence from a date prior to the reference date to either a constructive reduction to practice or an actual reduction to practice.

In determining the sufficiency of a 37 CFR 1.131 affidavit or declaration, diligence need not be considered unless conception of the invention prior to the effective date is clearly established, since diligence comes into question only after prior conception is established. In patent law, an inventor is either diligent at a given time or he is not diligent; there is no degree of diligence. An applicant may be diligent within the meaning of the patent law when he or she is doing nothing, if his or her lack of activity is excused. However, that the record must set forth an explanation or excuse for the inactivity; the USPTO or court will not speculate on possible explanations for delay or inactivity. In this case, the applicant fails to establish a conception of the invention prior to the effective date as explained above, therefore, diligence has to be considered. In addition, an applicant must account for the entire period during which diligence is required, Merely stating that there were no weeks or months that the invention was not

worked o is not enough and a 2-day period lacking activity has been held to be fatal (see MPEP 2138.06). The declaration filed on 01/18/2005, page 2 (#2) does not provide any detail information regarding activities (such as email or notes etc) has been done between June 11, 2001 and November 6, 2001. The Examiner suggests that the applicant provides more detail information during diligence period.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 6. Claim 38 is rejected under 35 U.S.C. 102(e) as being anticipated by Fukuyama et al., U.S 2002/0110037 A1.

Regarding claim 38, Fukuyama teaches that a memory, comprising:

an address bus (Fig.7, the address bus 11) operable to receive an external address (address signals shown in Fig.7, such as the burst-starting address 00000000/01/000000, col.7, section 0105) during a data-transfer cycle (data access within SDRAM);

an address counter (Fig.7, address counter 42) operable to generate an internal address (the address 00000001/01/000000 generated by the address counter based

Application/Control Number: 10/032,109 Page 5

Art Unit: 2188

on the burst-starting address 000000000/01/000000) during the data-transfer cycle (col.7 to col.8, section 0105 to section 0108);

an address decoder (Fig.7, address decoder 21) coupled to the address counter; a comparator (Fig.7, burst column address comparator 45) coupled to the address bus and to the address counter and operable to compare the external address (col.6, section 0091) to the internal address (it is taught as the first counting up from an initial seventeen-bit count value of 000000000/01/000000, col.8, 0107); and

a control circuit (Fig.7, active/precharge command generator 44) coupled to the comparator (burst column address comparator 45) and operable to enable a data transfer (active/precharge command generator 44 enable and disable the issuance of read and write command to access SDRAM as shown in Fig.7, col.6 to col.7, section 0091-0092) based on the relationship between the external address and the internal address (Fig.7, col.6 to col.7, section 0091 to 0092).

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

8. Claim 1-17, 20-37 and 39-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fukuyama et al., U.S 2002/0110037 A1, in view of Biggs., U.S. Patent 6,128,716.

Regarding claim 1, Fukuyama teaches that a memory, comprising:

an address bus (Fig.7, the address bus 11) operable to receive an external address (address signals shown in Fig.7, such as the burst-starting address 00000000/01/000000, col.7, section 0105) during a data-transfer cycle (data access within SDRAM);

an address counter (Fig.7, address counter 42) operable to generate an internal address (the address 000000001/01/000000 generated by the address counter based on the burst-starting address 000000000/01/000000) during the data-transfer cycle (col.7 to col.8, section 0105 to section 0108);

an address decoder (Fig.7, address decoder 21) coupled to the address counter; a comparator (Fig.7, burst column address comparator 45) coupled to the address bus and operable to compare the external address (col.6, section 0091) to a value (a value is taught as the page-stop value, as well as the ending or final column address in the specification from page 6 to page 10); and

a control circuit (Fig.7, active/precharge command generator 44) coupled to the comparator (burst column address comparator 45) and operable to enable and disable a data transfer (active/precharge command generator 44 enable and disable the issuance of read and write command to access SDRAM as shown in Fig., col.6 to col.7,

Art Unit: 2188

section 0091-0092) based on the relationship between the external address and the value(Fig.7, col.6, section 0091).

Fukuyama does not teach terminating a data-transfer cycle based on the relationship between the external address and the value.

However, Biggs teaches terminating a data-transfer cycle (it is taught as terminating the page mode access by deactivating both RAS and CAS) based on the relationship between the external address and the value (it is taught as R2 is not equal to R3, col.4, lines 66 to col.5, lines 5).

As taught by Biggs, terminating a data-transfer cycle based on the relationship between the external address and the value has the advantages of allowing the precharge to start early and avoids the precharge penalty of the full page mode (col.2, lines 18-19 and col.4, lines 10-12). It would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the teachings of Biggs in the system of Fukuyama and terminating a data-transfer cycle based on the relationship between the external address and the value for the advantages stated above.

Accordingly, one of ordinary skill in the art would have recognized this and concluded that they are from the same field of endeavor. This would have motivated one of ordinary skill in the art to implement the above combination for the advantages set forth above.

Regarding claim 2, Fukuyama teaches that the address bus (Fig.7, the address bus 11) is operable to receive an external column address (burst-starting

row/bank/column address 000000000/01/0000000); and the address counter (Fig.7, address counter 42) is operable to generate an internal column address (col.8, lines 0116 such as 000000000/01/000001).

Regarding claim 3, Fukuyama teaches that the address bus is operable to receive an initial external address (burst-starting row/bank/column address 000000000/01/0000000) and a subsequent external address (col.8, lines 0116); and the address counter is operable to store the initial external address (col.7, section 0105, last two lines) and to generate the internal address by varying the stored initial external address (col.8, lines 0107).

Regarding claim 4, Fukuyama teaches that the address bus is operable to receive an initial external address (burst-starting row/bank/column address 000000000/01/0000000) and a subsequent external address (col.8, lines 0116); and the address counter is operable to store the initial external address(col.7, section 0105, last two lines), to generate an initial internal address equal to the stored initial external address (it is taught as the first counting up from an initial seventeen-bit count value of 000000000/01/000000, col.8, 0107), and to generate a subsequent internal address by varying the stored initial external address (col.8, lines 0107).

Regarding claim 5, Fukuyama teaches that the address bus is operable to receive an initial external address and a subsequent external address; and

the address counter is operable to store the initial external address, to generate an initial internal address equal to the stored initial external address (it is taught as the first counting up from an initial seventeen-bit count value of 00000000/01/000000, col.8, 0107), and to generate a subsequent internal address equal to the subsequent external address by varying the stored initial external address (col.8, lines 0107).

Regarding claims 6 and 8, Fukuyama teaches that further comprising:

a data buffer (it is taught as one of rows within the same bank in the SDRAM);

wherein the comparator (Fig.7, comparator 45) is coupled to the address counter

(address counter 42) and is operable to compare (col.6, section 0091) the external

address (the burst-starting address) to the internal address (the address

000000001/01/000000 generated by the address counter based on the burst-starting

address 000000000/01/000000); and

wherein the control circuit (Fig.7, active/precharge command generator 44) is coupled to the data buffer and the address counter (Fig.7) and is operable to enable the data buffer and the counter if the external address equals the internal address and to disable the data buffer if the external address does not equal the internal address (col.3, section 0050 to col.4, section 0053).

Regarding claims 7 and 9, Fukuyama teaches that further comprising:

a data buffer (it is taught as one of rows within the same bank in the SDRAM);

Art Unit: 2188

a storage circuit (read/write command generator 43, col.8, section 0108, last three lines) operable to store a predetermined address (it is taught as the last row/bank/column address);

wherein the comparator is coupled to the storage circuit and is operable to compare the external address (the burst-starting row/bank/column address) to the predetermined address; and

wherein the control circuit is coupled to the data buffer and the address counter and is operable to enable the data buffer and the counter (it is taught as the burst busy signal 51 to the high level to indicate that a burst operation has begun; col.8, section 0109) if the external address does not equal the predetermined address and to disable the counter if the external address equals the predetermined address (col.8, section 0109).

Regarding claim 10, Fukuyama teaches that the data-transfer cycle comprises a read cycle (col.8, section 0114).

Regarding claims 11 and 39, Fukuyama teaches that a memory, comprising:

a data buffer operable to receive and hold data during a data transfer cycle (it is taught as one of rows within the same bank in the SDRAM);

an address counter (Fig.7, address counter 42) operable to generate an internal address (the address 00000001/01/000000 generated by the address counter based

Art Unit: 2188

on the burst-starting address 000000000/01/000000) during the data-transfer cycle (col.7 to col.8, section 0105 to section 0108);

a programmable storage circuit (read/write command generator 43, col.8, section 0108, last three lines) operable to store a value (it is taught as the last row/bank/column address) during the data transfer cycle; and

a control circuit coupled to the storage circuit and the data buffer and operable to disable the data transfer cycle in response to the value (col.8, section 0109).

Fukuyama does not teach terminating the data-transfer cycle in response to the value.

However, Biggs teaches terminating the data-transfer cycle (it is taught as terminating the page mode access by deactivating both RAS and CAS) in response to the value (it is taught as R3, col.4, lines 66 to col.5, lines 5).

As taught by Biggs, terminating the data-transfer cycle in response to the value has the advantages of allowing the precharge to start early and avoids the precharge penalty of the full page mode (col.2, lines 18-19 and col.4, lines 10-12). It would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the teachings of Biggs in the system of Fukuyama and terminating a data-transfer cycle in response to the value for the advantages stated above.

Accordingly, one of ordinary skill in the art would have recognized this and concluded that they are from the same field of endeavor. This would have motivated one of ordinary skill in the art to implement the above combination for the advantages set forth above.

Art Unit: 2188

Regarding claim 12, Fukuyama teaches that the control circuit is operable to disable the address counter (col.8, lines 0109, last two lines) in response to the value.

Regarding claim 13, Fukuyama teaches that wherein the control circuit is operable to disable the data buffer in response to the value (burst operation has ended; col.8, lines 0109, last two lines).

Regarding claim 14, Fukuyama teaches that the programmable storage circuit (read/write command generator 43, col.8, section 0108, last three lines) comprises a programmable counter operable to generate a count by incrementing or decrementing the stored value during the data-transfer cycle (col.8, section 0108, last four lines); and

wherein the control circuit is operable to terminate the data transfer when the count equals a predetermined value (col.8, section 0109, last three lines).

Regarding claim 15, Fukuyama teaches that further comprising:

wherein the programmable storage circuit (read/write command generator 43, col.8, section 0108, last three lines) is operable to store an address value (it is taught as the last row/bank/column address);

a comparator (Fig.7, burst column address comparator 45) coupled to the address counter, the storage circuit, and the control circuit and operable to compare the internal address (the address generated by the address counter based on the burst-

starting address 000000000/01/000000) to the address value; and wherein the control circuit is operable to terminate the data transfer when the internal address has a predetermined relationship to the address value (col.8, section 0109).

Regarding claim 16, Fukuyama teaches that the address counter is operable to generate an internal column address (col.8, lines 0116 such as 000000000/01/000001).

Regarding claim 17, Fukuyama teaches that wherein the address counter is operable to store an initial internal address (col.7, section 0105, last two lines) and to generate a subsequent internal address by incrementing or decrementing the stored initial internal address (col.8, lines 0107).

Regarding claims 20 and 40, Fukuyama teaches that an electronic system, comprising:

- a data input device (Fig.1);
- a data output device (Fig.1); and
- a computer circuit (the microprocessor) coupled to the data input and output devices and including a processor and a memory circuit coupled to the processor (Fig.1, col.2, section 0028), the memory circuit including,

an address counter (Fig.7, address counter 42) operable to generate an internal address (the address 00000001/01/000000 generated by the address counter based

Art Unit: 2188

on the burst-starting address 000000000/01/000000) during a data transfer cycle between the processor and the memory (col.7 to col.8, section 0105 to section 0108);

a storage circuit (read/write command generator 43, col.8, section 0108, last three lines) operable to receive and store a value (it is taught as the last row/bank/column address) from the processor before or during the data transfer cycle; and a control circuit coupled to the storage circuit and operable to disable the data transfer cycle in response to the stored value (col.8, section 0109).

Fukuyama does not teach terminating the data-transfer cycle in response to the stored value.

However, Biggs teaches terminating the data-transfer cycle (it is taught as terminating the page mode access by deactivating both RAS and CAS) in response to the stored value (it is taught as R3, col.4, lines 66 to col.5, lines 5).

As taught by Biggs, terminating the data-transfer cycle in response to the stored value has the advantages of allowing the precharge to start early and avoids the precharge penalty of the full page mode (col.2, lines 18-19 and col.4, lines 10-12). It would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the teachings of Biggs in the system of Fukuyama and terminating a data-transfer cycle in response to the stored value for the advantages stated above.

Accordingly, one of ordinary skill in the art would have recognized this and concluded that they are from the same field of endeavor. This would have motivated one of ordinary skill in the art to implement the above combination for the advantages set forth above.

Art Unit: 2188

Regarding claim 21, Fukuyama teaches that the storage circuit (read/write command generator 43, col.8, section 0108, last three lines) comprises a programmable counter operable to generate a count by incrementing or decrementing the stored value during the data transfer cycle (col.8, section 0108, last four lines); and

wherein the control circuit is operable to terminate the data transfer when the count equals a predetermined value (col.8, section 0109, last three lines).

Regarding claim 22, Fukuyama teaches that the value stored in the storage circuit comprises an address value (it is taught as the last row/bank/column address);

the memory further includes a comparator (Fig.7, burst column address comparator 45) coupled to the address counter, the storage circuit, and the control circuit and operable to compare the internal address (the address generated by the address counter based on the burst-starting address 000000000/01/000000) to the address value; and wherein the control circuit is operable to terminate the data transfer cycle when the internal address has a predetermined relationship to the address value (col.8, section 0109).

Regarding claim 23, Fukuyama teaches that a method, comprising: receiving a first address (address signals shown in Fig.7, such as the burst-starting address 00000000/01/000000, col.7, section 0105);

Art Unit: 2188

generating a second address (the address 000000001/01/000000 generated by the address counter based on the burst-starting address 000000000/01/000000);

comparing (Fig.7, burst column address comparator 45) the first address(col.6, section 0091) to the second address (a value is taught as the page-stop value, as well as the ending or final column address in the specification from page 6 to page 10); and

Fukuyama does not teach terminating a cycle during which data is being transferred to or from a storage location residing at the second address if the first address does not have a predetermined relationship to the second address.

However, Biggs teaches terminating a cycle during which data is being transferred to or from a storage location residing at the second address (it is taught as terminating the page mode access by deactivating both RAS and CAS) if the first address does not have a predetermined relationship to the second address (it is taught as R2 is not equal to R3, col.4, lines 66 to col.5, lines 5).

As taught by Biggs, terminating a cycle during which data is being transferred to or from a storage location residing at the second address if the first address does not have a predetermined relationship to the second address has the advantages of allowing the precharge to start early and avoids the precharge penalty of the full page mode (col.2, lines 18-19 and col.4, lines 10-12). It would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the teachings of Biggs in the system of Fukuyama and terminating a cycle during which data is being transferred to or from a storage location residing at the second address if the first

Art Unit: 2188

address does not have a predetermined relationship to the second address for the advantages stated above.

Accordingly, one of ordinary skill in the art would have recognized this and concluded that they are from the same field of endeavor. This would have motivated one of ordinary skill in the art to implement the above combination for the advantages set forth above.

Regarding claim 25, Fukuyama teaches that receiving a first address comprises receiving with a memory circuit a first address that is generated outside of the memory circuit (it is taught as external address received by the bus 11); and generating a second address comprises generating a second address inside of the memory circuit (it is taught as internal address generated by address counter).

Regarding claims 24 and 26, Biggs teaches that terminating the cycle comprises terminating the cycle if the first address does not equal the second address; and enabling the cycle if the first address equals the second address (col.4, lines 60 to col.5, lines 5).

Regarding claim 27, Fukuyama teaches that a method, comprising: generating a first address (address signals shown in Fig.7, such as the burst-starting address 00000000/01/000000, col.7, section 0105);

comparing (Fig.7, burst column address comparator 45) the first address (col.6, section 0091) to a predetermined value address (a value is taught as the page-stop value, as well as the ending or final column address in the specification from page 6 to page 10); Fukuyama does not teach terminating a cycle during which data is being transferred to or from a storage location residing at the first address if the first address has a predetermined relationship to the predetermined value.

However, Biggs teaches terminating a cycle during which data is being transferred to or from a storage location residing at the first address (it is taught as terminating the page mode access by deactivating both RAS and CAS) if the first address has a predetermined relationship to the predetermined value (it is taught as R3, col.4, lines 66 to col.5, lines 5).

As taught by Biggs, terminating a cycle during which data is being transferred to or from a storage location residing at the first address if the first address has a predetermined relationship to the predetermined value has the advantages of allowing the precharge to start early and avoids the precharge penalty of the full page mode (col.2, lines 18-19 and col.4, lines 10-12). It would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the teachings of Biggs in the system of Fukuyama and terminating a cycle during which data is being transferred to or from a storage location residing at the first address if the first address has a predetermined relationship to the predetermined value for the advantages stated above.

Accordingly, one of ordinary skill in the art would have recognized this and concluded that they are from the same field of endeavor. This would have motivated one of ordinary skill in the art to implement the above combination for the advantages set forth above.

Regarding claim 28, Fukuyama teaches that further comprising enabling the cycle if the first address does not have the predetermined relationship to the predetermined value (col.8, section 0091).

Regarding claim 29, Fukuyama teaches that wherein generating a first address comprises generating the first address inside of a memory circuit (it is taught as internal address generated by address counter).

Regarding claim 30, Fukuyama teaches that wherein generating a first address comprises generating the first address outside of a memory circuit (it is taught as external address received by the bus 11).

Regarding claim 31, Fukuyama teaches further comprising disabling the cycle comprises disabling the cycle if the first address equals the predetermined value; and enabling the cycle if the first address does not equal the predetermined value (col.8, section 0109).

Art Unit: 2188

Regarding claim 32, Fukuyama teaches that further comprising wherein generating a first address comprises generating the first address inside of a memory circuit (it is taught as internal address generated by address counter); and

receiving with the memory circuit a second address from outside of the memory circuit (it is taught as external address received by the bus 11).

Regarding claim 33, Fukuyama teaches that further comprising loading the predetermined value into a memory that includes the storage location (read/write command generator 43, col.8, section 0108, last three lines).

Regarding claim 34, Fukuyama teaches that a method, comprising:

loading a memory (SDRAM) with a count value from an external source(col.8, section 0107 such as 000000000/01/000000);

generating a first address inside of the memory, the first address being distinct from the count value (it is taught as internal address generated by address counter, col.7, section 0092, lines 6-9);

incrementing or decrementing the count value (col.8, section 0107 to 0108); comparing (Fig.7, burst column address comparator 45) the count value (col.6, section 0091) to a predetermined value (a value is taught as the page-stop value, as well as the ending or final column address in the specification from page 6 to page 10, such as final column address 111111 as taught as in col.6, section 0091); and

Art Unit: 2188

Fukuyama does not teach terminating a cycle during which data is being transferred to or from a storage location residing at the first address if the first address has a predetermined relationship to the predetermined value.

However, Biggs teaches terminating a cycle during which data is being transferred to or from a storage location residing at the first address (it is taught as terminating the page mode access by deactivating both RAS and CAS) if the first address has a predetermined relationship to the predetermined value (it is taught as R3, col.4, lines 66 to col.5, lines 5).

As taught by Biggs, terminating a cycle during which data is being transferred to or from a storage location residing at the first address if the first address has a predetermined relationship to the predetermined value has the advantages of allowing the precharge to start early and avoids the precharge penalty of the full page mode (col.2, lines 18-19 and col.4, lines 10-12). It would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the teachings of Biggs in the system of Fukuyama and terminating a cycle during which data is being transferred to or from a storage location residing at the first address if the first address has a predetermined relationship to the predetermined value for the advantages stated above.

Accordingly, one of ordinary skill in the art would have recognized this and concluded that they are from the same field of endeavor. This would have motivated one of ordinary skill in the art to implement the above combination for the advantages set forth above.

Application/Control Number: 10/032,109 Page 22

Art Unit: 2188

Regarding claim 35, Fukuyama teaches that further comprising disabling the transferring of data to or from the storage location if the first address does not have the predetermined relationship to the predetermined value(col.8, section 0109).

Regarding claim 36, Fukuyama teaches that wherein transferring data comprises:

terminating the cycle comprises terminating the cycle if the count value equals the predetermined value (col.8, section 0109); and

enabling the cycle if the count value does not equal the predetermined value (col.8, section 0109).

Regarding claim 37, Fukuyama teaches that further comprising receiving with the memory a second address from outside of the memory while generating the first address (it is taught as external address received by the bus 11).

9. Claims 18-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fukuyama et al., U.S 2002/0110037 A1, in view of Kim., U.S. Patent 6484231 B1.

Regarding claims 18 and 19, Fukuyama teaches that an electronic system, comprising:

a data input device (Fig.1);

a data output device (Fig.1); and

a computer circuit (the microprocessor) coupled to the data input and output devices and including a processor and a memory circuit coupled to the processor (Fig.1, col.2, section 0028), the memory circuit including,

an address bus (Fig.7, the address bus 11) operable to receive an external address (address signals shown in Fig.7, such as the burst-starting address 00000000/01/000000, col.7, section 0105) during a data-transfer cycle (data access within SDRAM);

an address counter (Fig.7, address counter 42) operable to generate an internal address (the address 00000001/01/000000 generated by the address counter based on the burst-starting address 000000000/01/000000) during the data-transfer cycle (col.7 to col.8, section 0105 to section 0108);

an address decoder (Fig.7, address decoder 21) coupled to the address counter; a comparator (Fig.7, burst column address comparator 45) coupled to the address bus and operable to compare the external address (col.6, section 0091) to a value (a value is taught as the page-stop value, as well as the ending or final column address in the specification from page 6 to page 10); and

a control circuit (Fig.7, active/precharge command generator 44) coupled to the comparator (burst column address comparator 45) and operable to enable a data transfer (active/precharge command generator 44 enable to access SDRAM as shown in Fig.7) based on the relationship between the external address and the value(Fig.7, col.6, section 0091).

Fukuyama does not disclose a multiplexer, specifically disclose that a multiplexer coupled to the address bus, the address counter, and the address decoder and operable to couple either the external address or the internal address to the address decoder during the data transfer.

However, Kim disclose a multiplexer (Fig.4, multiplexer 100), and the multiplexer coupled to the address bus (address signals go to address register 1), the address counter (counter 40), and the address decoder (decoder 50) and operable to couple either the external address (address before address register 1) or the internal address (address after decoder) to the address decoder during the data transfer (Fig.4).

As taught by Kim, the use of the multiplexer coupled to the address bus, the address counter, and the address decoder and operable to couple either the external address or the internal address to the address decoder during the data transfer has the advantages of receiving a plurality of selected cell data from the output circuit in accordance with the coding signal from the counter and outputs the plurality of selected cell data, therefore, the operation speed of the memory chip is increased (col.3, lines 44-45 and col.4, lines 35-39). It would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the teachings of Kim in the system of Fukuyama and have the multiplexer coupled to the address bus, the address counter, and the address decoder and operable to couple either the external address or the internal address to the address decoder during the data transfer for the advantages stated above.

Accordingly, one of ordinary skill in the art would have recognized this and concluded that they are from the same field of endeavor. This would have motivated one of ordinary skill in the art to implement the above combination for the advantages set forth above.

- 10. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. 1.111 (c).
- 11. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.
- 12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jasmine Song whose telephone number is 571-272-4213. The examiner can normally be reached on 8:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 571-272-4210. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

Jasmine Song

Patent Examiner

June 15, 2005

FOR

Mano Padmanabhan

Supervisory Patent Examiner

Technology Center 2100

GARY PORTKA
PRIMARY EXAMINER